64.VLSI Systems by John G. Webster (Editor)

By John G. Webster (Editor)

Show description

Read Online or Download 64.VLSI Systems PDF

Similar technique books

Problems in Electrical Engineering

Excerpt from difficulties in electric EngineeringThis choice of difficulties has been ready for using scholars on the Massachusetts Institute of expertise, yet because the booklet can be utilized in different technical faculties it kind of feels most sensible to kingdom what flooring the issues are meant to hide. on the Institute the e-book might be utilized by the 3rd 12 months scholars in electric Engineering, and via the 3rd and fourth 12 months scholars within the classes of Civil, Mechanical, Mining and Chem ical Engineering.

The Secrets of Building a Plastic Vacuum Forming Machine

E-book by means of Gingery, Vincent R.

Extra resources for 64.VLSI Systems

Example text

A common feature of these VLSI-based multipliers (and many VLSI-based systems) is the repetitive organization of the physical layout. Repetitive parallel arrays of abutted adder cells, pipelined at each bit (a register placed between each adder cell), provide worst case path delays of only a single adder and a register delay (TC-Q and TSet-up), permitting very high multiplication throughput. Specialized architectures, which are beyond the scope of this article, such as carry save addition, are used to improve the throughput of these VLSI-based multipliers (11,56,143–146).

50,82,85–90,100). The strategy used is to construct binary tree-like structures with the clock pins at the leaf nodes. Minimal skew clock distribution networks are created using a recursive bottom-up approach. At each of the clock pins of the registers, which represent the leaves of the clock distribution tree, a clock net is defined. The point where two zero-skew clock nets connect is chosen so that the effective delay from that point to each clocked register is identical (within the accuracy of the delay model).

This increased capacitance of the H-tree structure exemplifies an important tradeoff between clock delay and clock skew in the design of high-speed clock distribution networks. Symmetric structures are used to minimize clock skew; however, an increase in clock signal delay is incurred. Therefore, the increased clock delay must be considered when choosing between buffered tree and H-tree clock distribution networks. Also, because clock skew affects only sequentially adjacent registers, the obvious advantages to using highly symmetric structures to distribute clock signals are significantly degraded.

Download PDF sample

Rated 4.99 of 5 – based on 32 votes